



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/751,899	12/27/2000	David W. Grawrock	42390P9844	9094
8791	7590	12/06/2005	EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD SEVENTH FLOOR LOS ANGELES, CA 90025-1030			MAHMOUDI, HASSAN	
		ART UNIT	PAPER NUMBER	
		2165		

DATE MAILED: 12/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)	
	09/751,899	GRAWROCK, DAVID W.	
	Examiner	Art Unit	
	Tony Mahmoudi	2165	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 07 September 2005.  
 2a) This action is FINAL. 2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-23 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-23 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 27 December 2000 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_.  
 4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date \_\_\_\_\_.  
 5) Notice of Informal Patent Application (PTO-152)  
 6) Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Remarks***

1. In response to communications filed on 07-September-2005, claims 3, 5, 12, 15, and 19 are amended, and new claims 22-23 are added per applicant's request. Therefore, claims 1-23 are presently pending in the application, of which, claims 1, 12, 15, and 19 are presented in independent form.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-14 and 22-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rallis et al (U.S. Patent No. 6,6,425,084) in view of Adams et al (U.S. Patent No. 6,363,485.)

As to claim 1, Rallis et al teaches a method comprising:  
authenticating a user of a platform during a Basic Input/Output System (BIOS) boot process (see column 3, lines 14-17);

releasing a first keying material from a token communicatively coupled to the platform in response to authenticating the user (see column 3, lines 18-29 and see column 5, lines 9-21); and

decrypt a second BIOS area to recover a second segment of BIOS code (see column 1, line 67 through column 2, line 2 and see column 4, lines 10-11, where “decrypting” of “validation records” is taught, and see column 3, lines 14-17, where the “validation program” resides in “a ROM adapter 34 of the BIOS 30 and is executed at boot-up”.)

Rallis et al does not teach:

combining the first keying material with a second keying material internally stored within the platform in order to produce a combination key; and using the combination key to decrypt code.

Adams et al teaches a multi-factor biometric authentication device and method (see Abstract), in which he teaches combining the first keying material with a second keying material internally stored within the platform in order to produce a combination key (see Abstract, and see column 2, lines 34-39, and see column 3, lines 10-17); and using the combination key to decrypt code (see column 2, lines 48-62, and see column 5, lines 44-54, where the “combination key” is read on “secret key”.)

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Rallis et al by the teaching of Adams et al, because combining the first keying material with a second keying material internally stored within the platform in order to produce a combination key;

and using the combination key to decrypt code, would provide more security for user authentications than using a single key for decryption.

As to claim 2, Rallis et al as modified, teaches the method further comprising: continuing the BIOS boot process (see Rallis et al, column 3, lines 6-13.)

As to claim 3, Rallis et al as modified, teaches wherein prior to authenticating the user (see Rallis et al, column 3, lines 14-17), the method comprises:

loading a BIOS code including a first BIOS area and a second BIOS area (see Rallis et al, column 3, lines 6-13, where “loading” is read on “reading into the main RAM”), the first BIOS area being a first segment of the BIOS code encrypted with a keying material stored within an internal memory of a trusted platform module of the platform (see Adams et al, column 2, lines 39-40) and the second BIOS area being a second segment of the BIOS code (see Rallis et al, column 4, lines 10-11, where “decrypting portions” of the validation record is taught) encrypted with the combination key (see Adams et al, column 2, lines 34-37 and see column 6, lines 18-20.)

As to claims 4 and 14, Rallis et al as modified, teaches wherein after loading of the BIOS code (see Rallis et al, column 3, lines 6-13, where “loading” is read on “reading into the main RAM”), the method further comprises:

decrypting the first BIOS area to recover the first segment of the BIOS code (see Rallis et al, column 4, lines 10-11.)

As to claim 5, Rallis et al as modified, teaches wherein the first segment of the BIOS is encrypted with the keying material and static information pertaining to the platform (see Rallis et al, Abstract; column 1, lines 54-58, where “static information pertaining to the platform” is read on “serial number”; and see column 4, lines 21-26.)

As to claim 6, Rallis as modified teaches wherein the combination key is a value formed by performing an exclusive OR operation on both the first keying material and the second keying material (see Adams et al, Abstract, and see column 3, line 59 through column 4, line 3.)

As to claim 7, Rallis et al as modified, teaches wherein authentication of the user is performed through biometrics (see Rallis et al, column 5, lines 9-21, where “biometrics” is read on “finger print reader”, and see Adams et al, column 2, lines 31-47.)

As to claim 8, Rallis et al as modified, teaches wherein the second keying material is stored within internal memory of a trusted platform module (see Adams et al, column 4, line 66 through column 5, line 1.)

As to claim 9, Rallis et al as modified, teaches wherein the second keying material is stored within a section of access-controlled system memory of the platform (see Adams et al, column 5, lines 55-64.)

As to claim 10, Rallis et al as modified, teaches wherein prior to authenticating the user, the method comprises:

loading a BIOS code including a first BIOS area being a first segment of the BIOS code encrypted using a selected keying material (see Rallis et al, column 3, lines 6-13, where “loading” is read on “reading into the main RAM”); and

loading an integrity metric including a hash value of an identification information of the platform (see Adams et al, figure 5 and see column 4, line 60 through column 5, line 15.)

As to claim 11, Rallis et al as modified, teaches wherein the identification information includes a serial number of an integrated circuit device employed within the platform (see Rallis et al, Abstract, see column 1, lines 45-58.)

As to claim 12, Rallis et al teaches an integrated circuit device (see Abstract and see figure 2) comprising:

a boot block memory unit (see column 3, lines 4-16); and  
a trusted platform module communicatively coupled to the boot block memory unit (see figures 1A and 1B and see column 1, line 45 through column 2, line 57), and to decrypt a second BIOS area to recover a second segment of BIOS code (see column 1, line 67 through column 2, line 2 and see column 4, lines 10-11, where “decrypting” of “validation records” is taught, and see column 3, lines 14-17, where

the “validation program” resides in “a ROM adapter 34 of the BIOS 30 and is executed at boot-up”.)

For the remaining steps of this claim, the applicant is directed to the remarks and discussions made in claims 1-11 above.

As to claim 13, Rallis et al as modified, teaches wherein the boot block memory unit to load a BIOS code including a first BIOS area and a second BIOS area (see Rallis et al, column 3, lines 6-13, where “loading” is read on “reading into the main RAM”), the first BIOS area being an encrypted first segment of the BIOS code and the second BIOS area being an encrypted second segment of the BIOS code (see Rallis et al, column 4, lines 10-11, where “decrypting portions” of the validation record is taught.)

As to claim 22, Rallis et al as modified, teaches wherein the static information is a serial number or a hash value of the serial number associated with the hardware within the platform (see Rallis et al, Abstract; column 1, lines 54-58, where “static information pertaining to the platform” is read on “serial number”; and see column 4, lines 21-26.)

As to claim 23, Rallis et al as modified, teaches the integrated circuit device being implemented within a platform and coupled to an input/output control hub (see Rallis et al, column 2, line 45 through column 3, line 17) in communication with a processor of the platform (see Rallis et al, column 4, line 66 through column 5, line 43.)

4. Claims 15-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rallis et al (U.S. Patent No. 6,6,425,084) in view of Adams et al (U.S. Patent No. 6,363,485) . and further in view of Lohstroh et al (U.S. Patent No. 5,953,419.)

As to claim 15, Rallis et al teaches a platform (see figures 1A and 1B) comprising:

an input/output control hub (ICH) (see column 2, lines 45-57);  
a non-volatile memory unit coupled to the ICH (see figure 2), the non-volatile memory unit including a BIOS code (see column 3, lines 4-17.)

For the remaining steps of this claim, the applicant is kindly directed to remarks and discussions made in claims 1-11 above.

Rallis et al as modified, still does not teach releasing keying material after authentication of a user of the platform.

Lohstroh et al teaches a secured file distribution (see Abstract), in which he teaches releasing keying material after authentication of a user of the platform (see column 23, lines 59-67.)

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Rallis et al as modified, by the teaching of Lohstroh et al, because including releasing keying material after authentication of a user of the platform, would enable the system to perform multi-level access control and ensure that the keying material for decryption/encryption of data is released to only those users who are authenticated and authorized.

As to claim 16, Rallis et al as modified, teaches wherein after loading of the BIOS code (see Rallis et al, column 3, lines 6-13, where “loading” is read on “reading into the main RAM”), the method further comprises:

decrypting the first BIOS area to recover the first segment of the BIOS code (see Rallis et al, column 4, lines 10-11.)

As to claim 17, Rallis et al as modified, teaches the platform further comprising a hard disk drive coupled to the ICH (see Rallis et al, figure 2.)

As to claims 18 and 21, Rallis et al as modified, teaches wherein the trusted platform module to further unbind keying material associated with the hard disk drive to access contents stored within the hard disk drive (see Rallis et al, column 4, lines 27-34, where ‘unbinding keying material to allow accessing contents” is read on “commencing normal computer operations”.)

As to claim 19, Rallis et al teaches a program loaded into readable memory for execution by a trusted platform module of a platform (see column 3, lines 6-13, where “loading” is read on “reading into the main RAM”).

For the remaining steps of this claim, the applicant is kindly directed to remarks and discussions made in claims 1-11 above.

Rallis et al as modified, still does not teach releasing keying material after authentication of a user of the platform.

Lohstroh et al teaches a secured file distribution (see Abstract), in which he teaches releasing keying material after authentication of a user of the platform (see column 23, lines 59-67.)

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Rallis et al as modified, by the teaching of Lohstroh et al, because including releasing keying material after authentication of a user of the platform, would enable the system to perform multi-level access control and ensure that the keying material for decryption/encryption of data is released to only those users who are authenticated and authorized.

As to claim 20, Rallis et al as modified, teaches wherein the first BIOS area is the first segment of the BIOS code encrypted with a keying material (see Rallis et al, column 1, line 67 through column 2, line 2 and see column 4, lines 10-11, where “decrypting” of “validation records” is taught, and see column 3, lines 14-17, where the “validation program” resides in “a ROM adapter 34 of the BIOS 30 and is executed at boot-up) and the second BIOS area is the second segment of the BIOS code encrypted with the combination key (see Adams et al, column 2, lines 34-39 and lines 48-62, see column 3, lines 10-17, and see column 5, lines 44-54, where the “combination key” is read on “secret key”.)

***Response to Arguments***

5. Applicant's arguments filed on 07-September-2005 with respect to the rejected claims in view of the cited references have been fully considered but they are moot in view of the new grounds for rejection.

***Conclusion***

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

7. Any inquiries concerning this communication or earlier communications from the examiner should be directed to Tony Mahmoudi whose telephone number is (571) 272-4078. The examiner can normally be reached on Mondays-Fridays from 08:00 am to 04:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jeffrey Gaffin, can be reached at (571) 272-4146.

tm

December 02, 2005

A handwritten signature in black ink, appearing to read "J. Gaffin".